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[57] ABSTRACT
A technique for extending the frequency range of a
presettable digital divider. The conventional digital di-
vider consists of several counter stages with the count
of each stage compared to a preselected number.
When the counts for all stages are equal to the prese-
lected numbers, an output pulse is generated and all
stages are reset. For high input frequencies, the least
significant stage of the divider has to be reset in a very
short time. This limits the frequency that can be han-
dled by the conventional digital divider. This invention
provides a technique in which the second least signifi-
cant and higher stages are reset and the least signifi-
cant stage is permitted to free-run. Hence, the time in
which the reset operation can be performed is in-
creased thereby extending the frequency range of the
divider.
4 Claims, 2 Drawing Figures
- ^
12
FIRST DECADE
COUNTER
13^"
i->
I ,"
SECOND DECADE
COUNTER
RESET TO 9
20-^
'
21
> f
SECOND DECADE [
' . P
THIRD DECADE
COUNTER
RESET TO 9-
'
,-24
f
THIRD DECADE
•
FOURTH DECADE
COUNTER
RESET TO 9
1 •<
27
^19
' AND
7
FOURTH DECADE
~7» GATE
IT 3
3,764,790
. . . 1 2
TECHNIQUE FOR EXTENDING THE FREQUENCY from the first decade to the second decade is con-
RANGE OF DIGITAL DIVIDERS trolled. For a selected number of times during each
ORIGIN OF THE INVENTION complete count of N pulses, the first decade, through
OK1UIN Oh 1 Mh. IIN vtiN 1 ION ^ control circuitry, delivers a clock pulse to the sec-
The invention described herein was made by employ- 5 ond decade once for every nine input pulses. The num-
ees of the United States Goverment and may be manu- her of times this occurs is equal to 10-Z, where Z is the
factured and used by or for the Government for gov- selected count of the first decade. During the rest of the
ernmental purposes without the payment of any royal- count, the clock pulse to the second decade is con-
ties thereon or therefor. trolled to occur once for every 10 input pulses which
BACKGROUND OF THE INVENTION 10 'S the nOn"al °Peration- In the example above, after YBACKGROUND Oh I Hh IN VtN I ION
 js increased by one 255 clock pulses to the second de-
The invention relates generally to presettable digital cade are required to satisfy the selected count on the
dividers and more specifically concerns a method and second, third, and fourth decades. Since four ( 10 — Z)
apparatus for extending the frequency range of the of these clock pulses are spaced nine input pulses apart,
conventional presettable digital dividers. The conven- 15 then (9 x 4) + (10 x 251 ) = 2,546 pulses are actually
tional digital divider having several decades counts counted. In effect, four pulses have been subtracted
input pulses until some preselected number, N, is from the final count of the last three decades. The di-
reached at which time an output is generated, the di- vide-by-nine operation can take place any time during
vider is reset and the count begins again. Consequently, the count cycle. We need only detect when the second
if the frequency of the input pulses is F, the frequency 20 and succeeding decades achieve their selected count to
of the output is F/N. The conventional digital divider get an output.
»** •««»«». « ™E m*m»os
to perform the reset function. For example, if the input FIG. 1 is a block diagram of a preferred embodiment
frequency F is 100 MHz, the maximum time allowable 25 of this invention; and
for resetting the first decade of the divider is one- FIG. 2 is a block diagram of the first decade control
hundred MHz or 10 nanoseconds. circuity shown in FIG. 1.
Of „,. ,NVENT,ON
extending its frequency range. 30 Turning now to the embodiment of the invention se-
SIIMM ARY OF THF INVFNTION Iected for illustration in the drawings, the number 1 1 inSUMMARY OF THE INVENTION
 F,G , designates the input terminai to which the input
For purposes of explaining theory of this invention, pulses, having a frequency F, are applied. These input
assume that a divider with four decades in cascade is pulses are counted by a first decade counter 12 which
used to divide frequencies up to 150 MHz. Normally, 35 counts up. The count on counter 12 appears on parallel
each decade has gating associated with it for decoding lines 13 that are connected to first decade circuitry 14.
the count and selecting the number each must reach The details of control circuitry 14 is disclosed in FIG.
before an output is generated. If N =WXYZ is selected 2. A binary coded decimal (BDC) device 15 has the
by some input device, then 1 ,OOOW + 1 OOX + 1 0 Y + number N = 1 ,OOOW + 1 OOX + 1 OY + Z set into it. The
Z input pulses are to be counted before there is an out- 40 least significant digit Z of N is applied over parallel
put and the decades are reset. However, in this system, lines 16 to first decade control circuitry 14. Each time,
in order to avoid having to use sub-nanosecond logic to for 10— Z times nine pulses are applied to counter 12,
accomplish the reset operation in the short time avail- control circuitry 14 produces a pulse that is applied to
able, only the second and succeeding decades are reset. a second decade counter 17. Thereafter control cir-
The first decade is permitted to cycle through its 10 cuitry 14 produces a pulse that is applied to counter 17
states continuously. With the latter operating as a fixed each time ten pulses are applied to counter 12. Con-
divide-by-ten, the divider normally could only be nected in cascade with counter 17 are a third decade
changed in minimum steps of 10. However, additional counter 18 and a fourth decade counter 19. Whenever
control circuitry associated with the first decade is used counters 17, 18 and 19 are reset they are all reset to
to permit changing N in unit steps. The least significant nine. Consequently, the counter registered on counters
digit of N, Z, represents the number of additional 17, 18 and 19 at any given instant is equal to the num-
pulses which must be counted after the second, third, ber of pulses minus one applied to counter 17 from
and fourth decades have reached their count. control circuitry 14. The count on counter 17 appears
The addition of Z pulses is accomplished by increas- on parallel lines 20 which are applied to a second de-
ing the selected count for the second decade, Y, by one ____ cade_comparator21.jrhe-digit.Y_set_into_BCDJ5 is.ap-
and subtracting from the final count of the second and plied over parallel lines 22 to comparator 21. When-
succeeding decades the tens complement of Z. Thus, ever the count on lines 20 is equal to the count on lines
the number of pulses counted will 1 ,000 W + 100X 4- 22, comparator 21 produces a pulse which is applied to
10(Y + 1) - (10 — Z). The net result is exactly the de-
 6Q an AND gate 23. The count on counter 18 and the digit
.sired number of pulses, N. For example, if N = 2,546, X are applied over parallel lines 24 and 25, respec-
the fourth decade count to 2, the third decade to 5, and lively, to a third decade comparator 26 which applies
the second decade to 4 + 1 or 5. In order to satisfy the a pulse to gate 23 whenever the two are equal. The
count on the latter three decades, 2,550 pulses would count on counter 19 and the digit W are applied over
have to be input to the divider. However, if the first de-
 65 parallel lines 27 and 28, respectively, to a fourth de-
cade control circuitry permitted 4 less than this number cade counter 29 which applies a pulse to gate 23 when-
of pulses to be input, then 2,546 pulses would actually ever the two are equal. Whenever comparators 21, 26
be counted. The timing or spacing of the clock pulses and 29 produce pulses that are simultaneously applied
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to gate 23, a pulse is produced at an output terminal 30.
Each pulse produced at output terminal 30 is applied
to control circuitry 14 and counters 17, 18 and 19 to
reset them. Consequently, if the frequency of the input
pulses applied to input terminal 11, is F, the frequency 5
of the pulses produced at output terminal 30 is F/N
where N = l.OOOW + 100X + 10Y + Z.
Referring to FIG. 2, there is shown in more detail the
first decade control circuitry 14 in FIG. 1. The count
on parallel lines 13 is compared with the count on par- 10
allel lines 31 from a countdown counter 32 by means
of a comparator 33. Whenever the two counts are the
same, comparator 33 produces a pulse which is applied
to second decade counter 17 and to an AND gate 34.
The digit Z on parallel lines 16 is compared with the
count on parallel lines 35 from a countdown counter 36
by means of a comparator 37. Whenever the values on
parallel lines 16 and 35 are equal, comparator 37 pro-
duces an inhibit signal that blocks gate 34, and when-
 2o
ever these two values are unequal, comparator 37 pro-
duces an enabling signal that allows the pulses from
comparator 33 to pass through gate 34. The pulses that
pass through gate 34 are applied to counters 32 and 36.
Each pulse produced at output terminal 30 is applied 25
to counter 36 to reset it to zero. The counters, compar-
ators, AND gates and BCD device used in this inven-
tion are well known; hence, they are not disclosed in
detail in this application.
In describing the operation of the embodiment of the 30
invention disclosed in FIGS. 1 and 2, it will be assumed
that the frequency of the input pulses applied to termi-
nal 11 is F, that counters 17, 18, 19 and 36 are reset
and that the number N set into BCD device 15 is 2,546.
Hence, Z=6 appears on lines 16, Y=4 appears on lines
22, X=5 appears on lines 25 and W=2 appears on lines
28. When the count on lines 13 increases to the count
on counter 32 and lines 31, comparator 33 produces a
pulse. This pulse is applied through gate 34 and de-
 4Q
creases by one the counts on counters 32 and 36. Con-
sequently, after nine more input pulses are applied to
counter 12, the counts on lines 13 and 31 are the same
and comparator 33 produces another pulse. This con-
tinues until 10—Z pulses are produced by comparator 45
33 at which time the count on lines 35 is equal to the
count on lines 16 causing comparator 37 to produce an
inhibit signal that blocks gate 34. Thereafter, compara-
tor 33 produces a pulse for each 10 input pulses until
counter 36 is reset. For the example N = 2,546, 1 0 — 5 0
Z = 4 which means that the first 4x9 = 36 input pulses
causes the comparator 33 to produce four pulses.
These four pulses cause the count on counter 17 to be
three and the counts on counters 18 and 19 to be zero.
Therefore, since each count on counter 17 represents 55
ten input pulses, 2,510 more input pulses are required
for the comparators 21, 26 and 29 to simultaneously
produce pulses. These pulses cause an output pulse to
be produced which resets counter 17, 18, 19 and 36.
Inasmuch as 36 + 2,510 = 2546 input pulses are re-
quired to produce each output pulse, the output fre-
quency is F/2,546. Since in the operation of this inven-
tion counter 12 does not have to be reset, the reset time
is not critical. The shortest allowable reset time is the
time for resetting counters 17 and 36. This time is 10/F.
Whereas if counter 12 had to be reset, it would have to
be reset in 1/F.
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The advantages of this invention are that it increases
the allowable time for resetting the counters used in
digital dividers.
It is to be understood that the form of the invention
herewith shown and described is to be taken as a pre-
ferred embodiment. Various changes may be made
without departing from the spirit or scope of the inven-
tion as described in the subjoined claims. For example,
equivalent elements may be substituted for those illus-
trated and described, more or fewer than four decades
or stages could be used, a base B other than 10 could
be used in which case N = B3W + B2 X +B (Y+l) -
(B—Z), or a mixed base could be used. That is, for ex-
ample, the base of the first stage could be 20, the base
of the second and third stages could be 10 and the base
of the fourth stage could be 2. If a base other than B =
10, for example a base B = 8, is used then all that is nec-
essary is to make all of the counters base 8 counters in-
stead of base 10 counters. Then counters 17,18 and 19
would each reset to seven instead of to nine.
What is claimed is:
1. A digital divider for producing output pulses hav-
ing a frequency F/N where F is the frequency of the
input pulses to the divider and N is a preselected multi-
digit number with the least significant digit Z of N being
to the base B, comprising:
means for producing signals representing each of the
digits of said number N;
first counter means having B states, receiving said
input pulses and in response thereto continuously
recycling through its B states, for producing signals
indicative of its states at all times;
control circuit means receiving the signals represent-
ing Z and the signals indicative of the states of said
first counter means for producing a pulse each time
B—1 input pulses are received by said first counter
means until B—Z pulses are produced and thereaf-
ter producing a pulse each time B input pulses 'are
received by said first counter means until a reset
pulse is received by the control circuit means;
second counter means for counting the pulses pro-
duced by said control circuit means and for pro-
ducing signals indicative of the count minus one;
comparator means for comparing the signals pro-
duced by said second counter means with said sig-
nals representing each of the digits of said number
N except Z and for producing an output pulse
whenever the signals are equal; and
means for applying each of said output pulses to said
control circuit means and said second counter
means to reset them whereby said output pulses
have a frequency F/N and a time of B/F is allow-
able for said reset operation.
2. A digital divider according to claim 1 wherein said
control circuit means comprises:
third counter means having B states which counts
down one each time a pulse is applied to it includ-
ing means for producing signals indicative of the
count on the counter;
fourth counter means having B states which counts
down one each time a pulse is applied to it and
which resets to zero each time one of said output
pulses is applied to it including means for produc-
ing signals indicative of the count on the counter;
an AND gate having its output connected to said
third and fourth counters;
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second comparator means for comparing said signals
representing Z and said signals representing the
count on said fourth counter means for applying an
enabling signal to said AND gate while said signals
are different and for applying an inhibit signal to 5
said AND gate while said signals are equal; and
third comparator means for comparing said signals
indicative of the states of said first counter means
with said signals indicative of the count on said
third counter means for applying a pulse each time 10
the signals are equal to said second counter means
and to said AND gate.
3. In a digital divider for producing output pulses
having a frequency F/N where F is the frequency of the
input pulses to the divider and N is a preselected multi- is
digit number with the least significant digit Z of N being
to the base B;
means for producing signals representing Z;
first counter means having B states, receiving said
input pulses and in response thereto continuously 20
recycling through its B states for producing signals
indicative of its states at all times; and
control circuit means receiving the signals represent-
ing Z and the signals indicative of the states of said
counter means for producing a pulse each time 25
B—1 input pulses are received by said counter
means until B—Z pulses are produced and thereaf-
ter producing a pulse each time B input pulses are
received by said counter means until a reset pulse
is received by the control circuit means.
4. In a digital divider according to claim 3 wherein
said control circuit means comprises:
second counter means having B states which counts
down one each time a pulse is applied to it includ-
ing means for producing signals indicative of the
count on the counter;
third counter means having B states which counts
down one each time a pulse is applied to it and
which resets to zero each time a reset pulse is ap-
plied to it including means for producing signals in-
dicative of the count on the counter;
an AND gate having its output connected to said sec-
ond and third counters;
first comparator means for comparing said signals
representing Z and said signals representing the
count on said third counter means for applying an
enabling signal to said AND gate while said signals
are different and for applying an inhibit signal to
said AND gate while said signals are equal; and
second comparator means for comparing said signals
indicative of the states of said first counter means
with said signals indicative of the count on said sec-
ond counter means for applying a pulse each time
the signals are equal to said AND gate.
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